- 您现在的位置：买卖IC网 > Sheet目录345 > MT48H32M16LFB4-75B IT:C (Micron Technology Inc)IC SDRAM 512MB 54VFBGA
512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM
Ball Assignments and Descriptions
Table 3: VFBGA Ball Descriptions
Symbol
CLK
CKE
CS#
CAS#, RAS#,
WE#
LDQM,
UDQM
(54-ball)
DQM[3:0]
(90-ball)
BA0, BA1
A[13:0]
DQ[31:0]
V DDQ
V SSQ
V DD
V SS
DNU
NC
Type
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Supply
Supply
–
–
Note:
Description
Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive
edge of CLK. CLK also increments the internal burst counter and controls the output regis-
ters.
Clock enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the
clock provides precharge power-down and SELF REFRESH operation (all banks idle), active
power-down (row active in any bank), deep power-down (all banks idle), or CLOCK SUSPEND
operation (burst/access in progress). CKE is synchronous except after the device enters power-
down and self refresh modes, where CKE becomes asynchronous until after exiting the same
mode. The input buffers, including CLK, are disabled during power-down and self refresh
modes, providing low standby power.
Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command de-
coder. All commands are masked when CS# is registered HIGH. CS# provides for external
bank selection on systems with multiple banks. CS# is considered part of the command code.
Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being en-
tered.
Input/Output mask: DQM is sampled HIGH and is an input mask signal for write accesses and
an output enable signal for read accesses. Input data is masked during a WRITE cycle. The
output buffers are High-Z (two-clock latency) during a READ cycle. For the x16, LDQM corre-
sponds to DQ[7:0] and UDQM corresponds to DQ[16:8]. For the x32, DQM0 corresponds to
DQ[7:0], DQM1 corresponds to DQ[15:8], DQM2 corresponds to DQ[23:16], and DQM3 corre-
sponds to DQ[31:24]. DQM[3:0] (or LDQM and UDQM if x16) are considered same state when
referenced as DQM.
Bank address input(s): BA0 and BA1 define to which bank the ACTIVE, READ, WRITE, or PRE-
CHARGE command is being applied. BA0 and BA1 become “Don’t Care” when registering an
ALL BANK PRECHARGE (A10 HIGH).
Address inputs: Addresses are sampled during the ACTIVE command (row) and READ/WRITE
command [column); column address A[9:0] (x16); with A10 defining auto precharge] to select
one location out of the memory array in the respective bank. A10 is sampled during a PRE-
CHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selec-
ted by BA0, BA1. The address inputs also provide the op-code during a LOAD MODE REGIS-
TER command. The maximum address range is dependent upon configuration. Unused ad-
dress pins become RFU. 1
Data input/output: Data bus.
DQ power: Provide isolated power to DQ for improved noise immunity.
DQ ground: Provide isolated ground to DQ for improved noise immunity.
Core power supply.
Ground.
Do not use: Must be grounded or left floating.
Internally not connected. These balls can be left unconnected but it is recommended that
they be connected to V SS .
1. Balls marked RFU may or may not be connected internally. These balls should not be
used. Contact the factory for details.
PDF: 09005aef8459c827
512mb_mobile_sdram_y67m_at.pdf – Rev. B 3/11 EN
11
Micron Technology, Inc. reserves the right to change products or specifications without notice.
? 2011 Micron Technology, Inc. All rights reserved.
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
MT48H8M16LFB4-75 IT:K TR
IC SDRAM 128MBIT 133MHZ 54VFBGA
MTC100-JA2-P34
CONTACT INSERT PIN
MX841BE
IC CONVERTER WHITE LED 8-SOIC
MXHV9910BTR
IC LED DRIVER HIGH BRIGHT 8-SOIC
MXN12FB12F
MOTOR BRUSHED DC 12V 2922RPM
MXN13FB08B1
MOTOR BRUSHED DC 8V 4714RPM
N01L63W2AB25I
IC SRAM ASYNC 1MBIT ULP 48-BGA
N01L63W3AB25I
IC SRAM 1MBIT 3V LP 48-BGA
相关代理商/技术参数